

control voltage to the IF amplifier cells is multiplied by a voltage proportional to absolute temperature (PTAT) so that the overall gain scale-factor is insensitive to temperature.

Low-impedance IF output, IFOP, may be loaded by resistances as low as 500 Ohms to VMID. This output can either be digitized by an external A/D converter, as in Figure 1, or routed to the on-chip demodulator (DMIP) via a low-pass or bandpass filter to attenuate wideband noise generated in the high-gain IF amplifiers. For example, a single-pole low-pass filter at the IF reduces the signal level by 3 dB, but it improves the S/N ratio by reducing the wideband noise presented to the demodulator. Each demodulator comprises a full-wave synchronous detector and a two-pole low-pass filter, producing single-sided outputs at IOUT and QOUT.

The I and Q demodulators are driven by quadrature signals provided by an on-chip phase-locked loop (PLL) with its reference (at pin FDIN) at the IF.

The PLL's variable-frequency quadrature oscillator (VFQO) ensures excellent phase accuracy, as well as low EMI and power consumption. The PLL uses a sequential-phase detector (SPD), implemented in low-power current-mode logic, and a charge pump, which can source or sink 40 μ A. The VFQO control path is filtered using an external CR network connected to FLTR. The circuit is designed to hold the frequency-control voltage on this pin for rapid reacquisition after power-down.

**The phase distortion introduced by the Chebyshev filter may be a problem in systems without some form of equalization.*